Regviz

Freescale Semiconductor /MK70F15WS /DRY /PDR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PDR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MK61F15WS/DRY/PDR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)TPD0RESERVED0 (0)TPOD0RESERVED

TPD=0, TPOD=0

Description

DryIce Pin Direction Register

Fields

TPD

Tamper Pin Direction

0 (0): Tamper pin is input

1 (1): Tamper pin is output and drives inverse of expected value (tamper pin is asserted)
RESERVED

no description available
TPOD

Tamper Pin Output Data

0 (0): Tamper pin output data is logic zero.

1 (1): Tamper pin output data is logic one.
RESERVED

no description available

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data